

# United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/670,194	09/26/2003	Toshio Kimura	1035-471	4479
23117	7590 02/09/2006		EXAMINER	
	VANDERHYE, PC	IM, JUNGHWA M		
901 NORTH GLEBE ROAD, 11TH FLOOR ARLINGTON, VA 22203		LOOK	ART UNIT	PAPER NUMBER
	,		2811	
			DATE MAILED: 02/09/200	5

Please find below and/or attached an Office communication concerning this application or proceeding.

				<del></del>
		Application No.	Applicant(s)	w l
		10/670,194	KIMURA ET AL.	
	Office Action Summary	Examiner	Art Unit	
		Junghwa M. Im	2811	
Period fo	The MAILING DATE of this communication app or Reply	pears on the cover sheet with the	correspondence addre	9SS
A SH THE - Exter after - If the - If NO - Failu Any I	ORTENED STATUTORY PERIOD FOR REPLY MAILING DATE OF THIS COMMUNICATION. nsions of time may be available under the provisions of 37 CFR 1.1 SIX (6) MONTHS from the mailing date of this communication. period for reply specified above is less than thirty (30) days, a reply operiod for reply is specified above, the maximum statutory period were to reply within the set or extended period for reply will, by statute reply received by the Office later than three months after the mailing ed patent term adjustment. See 37 CFR 1.704(b).	36(a). In no event, however, may a reply be t y within the statutory minimum of thirty (30) da will apply and will expire SIX (6) MONTHS from t, cause the application to become ABANDON	imely filed  ays will be considered timely.  m the mailing date of this comm  IED (35 U.S.C. § 133).	nunication.
Status				
•	Responsive to communication(s) filed on <u>03 Jac</u> This action is <b>FINAL</b> . 2b) This Since this application is in condition for allowar closed in accordance with the practice under E	action is non-final. nce except for formal matters, p		nerits is
Disposit	ion of Claims			
5)□ 6)⊠ 7)□	Claim(s) 1-10 and 19-22 is/are pending in the 4a) Of the above claim(s) is/are withdraw Claim(s) is/are allowed. Claim(s) 1-10 and 19-22 is/are rejected. Claim(s) is/are objected to. Claim(s) are subject to restriction and/or	wn from consideration.		
Applicat	ion Papers			
10)⊠	The specification is objected to by the Examine The drawing(s) filed on <u>26 September 2003</u> is/s Applicant may not request that any objection to the Replacement drawing sheet(s) including the correct The oath or declaration is objected to by the Ex	are: a) $\boxtimes$ accepted or b) $\square$ objed drawing(s) be held in abeyance. Solition is required if the drawing(s) is o	ee 37 CFR 1.85(a). bjected to. See 37 CFR	1.121(d).
Priority (	under 35 U.S.C. § 119			
12)⊠ a)	Acknowledgment is made of a claim for foreign  All b) Some * c) None of:  1. Certified copies of the priority document  2. Certified copies of the priority document  3. Copies of the certified copies of the priority document  application from the International Bureau  See the attached detailed Office action for a list	s have been received. Is have been received in Applica Inity documents have been receiven In (PCT Rule 17.2(a)).	ition No ved in this National St	age
2) Notice 3) Infor	et(s)  ce of References Cited (PTO-892)  ce of Draftsperson's Patent Drawing Review (PTO-948)  mation Disclosure Statement(s) (PTO-1449 or PTO/SB/08)  er No(s)/Mail Date 02/04/04.	4) Interview Summar Paper No(s)/Mail I 5) Notice of Informal 6) Other:		52)

### **DETAILED ACTION**

## Claim Objections

Claim 2 is objected to because of the following informalities. Claim 2 recites "the device region" without an antecedent basis. Appropriate correction is required.

# Claim Rejections - 35 USC § 112

The following is a quotation of the second paragraph of 35 U.S.C. 112:

The specification shall conclude with one or more claims particularly pointing out and distinctly claiming the subject matter which the applicant regards as his invention.

Claims 5-6 are rejected under 35 U.S.C. 112, second paragraph, as being indefinite for failing to particularly point out and distinctly claim the subject matter which applicant regards as the invention.

Claims 5-6 recite a unclear limitation of "at least one type of the through electrodes is non-contact through electrodes not electrically connected to the electrode pad." This limitation is confusing since the all of the through electrodes are connected to a pad. In detail, a top of the non-contact electrode 12(1) is electrically connected to the second electrode pad in the chip [10b] through a connection to the through electrode 11(1).

### Claim Rejections - 35 USC § 103

The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.

Art Unit: 2811

Claims 1-10 and 19-20 are rejected under 35 U.S.C. 103(a) as being unpatentable over Tsunashima (US 6087719) in view of Yu (US 6518669).

Regarding claim 1, Fig. 1 of Tsunashima shows a chip-stack semiconductor device, comprising:

multiple semiconductor chips [1A, 1B, 1C] vertically stacked on top of each other, wherein:

each of the semiconductor chips includes electrode pads [7's], and multiple through electrodes [4's] formed in a region of the electrode pads.

Fig. 1 of Tsunashima shows most aspect of the instant invention except "multiple through electrodes formed in a region within the electrode pads." Fig. 1 of Yu shows a semiconductor device wherein an electrode pad [20; bonding pad] having a multiple through electrodes [28, 38; via plugs].

It would have been obvious to one of ordinary skill in the art at the time of the invention was made to incorporate the teachings of Yu into the device of Tsunashima in order to have multiple through electrodes formed in a region within the electrode pads to improve the connection.

Regarding claim 2, Fig. 3B of Tsunashima shows that for at least one semiconductor chip the electrode pads are provided along a periphery of the semiconductor chip so as to surround a device region.

Regarding claims 3-4, Fig. 1 of Tsunashima shows that at least one type of the through electrodes is contact through electrodes electrically connected to the electrode pad.

Application/Control Number: 10/670,194

Art Unit: 2811

Regarding claims 5-6, insofar as understood, Fig. 1 of Yu shows that at least one type of the through electrodes [38] is non-contact through electrodes not electrically connected to the electrode pad.

Regarding claims 7-8, Fig. 1 of Tsunashima shows that a through electrode [10] is further provided in regions outside of the electrode pad.

Regarding claims 9-10, Fig. 1 of Tsunashima shows that the through electrodes in the semiconductor chips are connected to each other via bumps [9] so that the semiconductor chips are vertically stacked on top of each other.

Regarding claim 19, Fig. 5G of Tsunashima shows that the electrode pads are electrically connected with a device region of the semiconductor chip through a metal interconnect [28].

And Fig. 3A of Saiki also shows that the electrode pads [PD] are electrically connected with a device region of the semiconductor chip.

Regarding claim 20, Fig. 1 of Tsunashima shows a chip-stack semiconductor device, comprising:

multiple semiconductor chips [1A, 1b, 1C] vertically stacked on top of each other, and at least first and second electrodes [7's] provide on at least one of the semiconductor chips wherein:

each of the semiconductor chips includes through electrodes [4's] connected to each other in regions inside of electrode pads, each of through electrodes linking a front surface to a back surface of the semiconductor chip.

Fig. 1 of Tsunashima shows most aspect of the instant invention except "each of the semiconductor chips includes multiple through electrodes" and "wherein a plurality of different through electrodes are located inside of the first electrode pad." Fig. 1 of Yu shows a

Art Unit: 2811

semiconductor device wherein an electrode pad [20; bonding pad] having a multiple through electrodes [28, 38; via plugs] and wherein a plurality of different through electrodes are located inside of the first electrode pad.

It would have been obvious to one of ordinary skill in the art at the time of the invention was made to incorporate the teachings of Yu into the device of Tsunashima in order to have a plurality of different through electrodes formed within the electrode pads to improve the connection for a multiple through electrodes and a different through electrodes to accommodate different functions for the device.

Claims 21-22 are rejected under 35 U.S.C. 103(a) as being unpatentable over Tsunashima and Yu as applied to claim 20 above, and further in view of Shih et al. (US 6593645), hereinafter Shih.

Regarding claim 21, the combined teachings of Tsunashima and Yu show most aspect of the instant invention except "a plurality of different through electrodes provide in the first electrode pad, first and second of these different through electrodes carry different signals." Fig. 1E of Shih shows different kinds of through holes [114a, 115a, 116a, 127a, 128a] formed in different chips [100, 108, 120] carrying different signals.

It would have been obvious to one of ordinary skill in the art at the time of the invention was made to incorporate the teachings of Shih into the device of Tsunashima and Yu in order to have a plurality of different through electrodes provided in a electrode pad in each chip, different through electrodes carrying different signals to reduce the signal path.

Regarding claim 22, the combined teachings of Tsunashima and Yu show most aspect of the instant invention except "a plurality of different through electrodes provide in the first electrode pad, first and second of these different through electrodes carry different signals and extend to different depth in the semiconductor device." Fig. 1E of Shih shows different kinds of through holes [114a, 115a, 116a, 127a, 128a] formed in different chips [100, 108, 120] carrying different signals and extended to different depth in the semiconductor device.

It would have been obvious to one of ordinary skill in the art at the time of the invention was made to incorporate the teachings of Shih into the device of Tsunashima and Yu in order to have a plurality of different through electrodes provided in a electrode pad in each chip, carrying different signals and extended to different depth in the semiconductor device to reduce the signal path.

### Response to Arguments

Applicant's arguments with respect to pending claims have been considered but are moot in view of the new ground(s) of rejection.

### Conclusion

Applicant's amendment necessitated the new ground(s) of rejection presented in this Office action. Accordingly, **THIS ACTION IS MADE FINAL**. See MPEP § 706.07(a). Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within TWO

MONTHS of the mailing date of this final action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the date of this final action.

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Junghwa M. Im whose telephone number is (571) 272-1655. The examiner can normally be reached on MON.-FRI. 8:30AM-5:00PM.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Eddie C. Lee can be reached on (571) 272-1732. The fax phone number for the organization where this application or proceeding is assigned is 703-872-9306.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

jmi

SUPERVISORY PATENT EXAMINER
TECHNOLOGY CENTER 2800